

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
15 July 2004 (15.07.2004)

PCT

(10) International Publication Number  
**WO 2004/059726 A1**

(51) International Patent Classification<sup>7</sup>: H01L 21/82,  
21/44

(21) International Application Number:  
PCT/US2002/041182

(22) International Filing Date:  
20 December 2002 (20.12.2002)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicant (for all designated States except US): INTERNATIONAL BUSINESS MACHINES CORPORATION [US/US]; New Orchard Road, Armonk, NY 10504 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): RANKIN, Jed, H.


[US/US]; 2552 Stage Road, Richmond, VT 05477 (US). ABADER, Wagdl, W. [US/US]; 26 Pinehurst Drive, Jericho, VT 05465 (US). BROWN, Jeffrey, S. [US/US]; 259 East Hill Road, Middlesex, VT 05602 (US). CHATTY, Kiran, V. [IN/US]; 274 Barrett Lane, Williston, VT 05404 (US). TONTI, William, R. [US/US]; 4 Bluestem Road, Essex Junction, VT 05452 (US). GAUTHIER, Robert, J., Jr. [US/US]; 470 Place Road West, Hinesburg, VT 05461 (US). FRIED, David, M. [US/US]; 201 Maple Avenue, B2, Ithaca, NY 14850 (US).

(74) Agent: ANDERSON, Jay, H.; International Business Machines Corporation, Dept. Building/18G 300-482, 1580 Route 52, Hopewell Junction, NY 12533 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,

[Continued on next page]

(54) Title: INTEGRATED ANTIFUSE STRUCTURE FOR FINFET AND CMOS DEVICES



(57) Abstract: A method is described for fabricating and antifuse structure (100) integrated with a semiconductor device such as a FINFET or planar CMOS device. A region of semiconducting material (11) is provided overlying an insulator (3) disposed on a substrate (10); an etching process exposes a plurality of corners (111-114) in the semiconducting material. The exposed corners are oxidized to form elongated tips (111t-114t) at the corners; the oxide (31) overlying the tips is removed. An oxide layer (51), such as a gate oxide, is then formed on the semiconducting material and overlying the corners; this layer has a reduced thickness at the corners. A layer of conducting material (60) is formed in contact with the oxide layer (51) at the corners, thereby forming a plurality of possible breakdown paths between the semiconducting material and the layer of conducting material through the oxide layer. Applying a voltage, such as a burn-in voltage, to the structure converts at least one of the breakdown paths to a conducting path (103, 280).

WO 2004/059726 A1



MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG,  
SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN,  
YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),  
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,  
ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SI, SK,  
TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,  
GW, ML, MR, NE, SN, TD, TG).

**Declaration under Rule 4.17:**

— of inventorship (Rule 4.17(iv)) for US only

**Published:**

— with international search report

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## INTEGRATED ANTIFUSE STRUCTURE FOR FINFET AND CMOS DEVICES

### Technical Field

This invention relates to the manufacture of very large-scale integrated devices, particularly FINFET and planar CMOS devices, with electrical antifuses integrated therein.

### 5 Background Art

In their ongoing effort to obtain smaller, faster and more efficient semiconductor devices, designers and engineers have attempted to reduce the scale of all the dimensions and features of the devices. In the design and manufacture of field-effect transistors (FETs) particularly, it has been found that two features are difficult to scale down: the device current  
10 (which is related to the size of the FET gate) and the size of fuse structures.

To address device scaling limitations in gate design, considerable work has recently been done to develop manufacturable methods to create novel types of gates. One example of a "dual gate" or "wrap-around gate" design is the FINFET device, where the gate oxide is grown on the face of a vertical fin of silicon and the gate is on both sides of the  
15 silicon feature, which when activated fully depletes the silicon. Figure 1A shows two such fin structures 1, 2 formed on a silicon-on-insulator (SOI) substrate, where the top of the bulk silicon substrate 10 has a buried oxide (BOX) layer 3 formed thereon, and the devices are made in a further silicon layer overlying the BOX. Silicon fins 11, 21 are shown after being formed by etching of this silicon layer down to the BOX surface, using an etching hardmask  
20 12, 22 for image transfer. A gate oxide may then be grown on both faces of a silicon fin (such as faces 11a and 11b of fin 11). The FINFET technology shows promise in offering higher areal gate density than more conventional planar CMOS devices, as well as better device performance, and lower power consumption.

It is also desirable to incorporate the manufacture of fuses and antifuses into  
25 existing processes for creating the various FET structures. As is known in the art, fuses are conductors which may easily be removed ("blown") to create open circuits, while antifuses are areas of dielectric which may be electrically broken down to form a permanent

conducting path. As the density of devices on a chip increases, the number of fuses and antifuses increases in order to provide specific addressing of each individual circuit. Fuses and antifuses are preferably formed with minimal expense of chip area and require no additional lithographic steps. Recent scaling of fuses has not kept up with the scaling rate of the rest of the silicon features, so that chip regions devoted to fuses are occupying a larger percentage of the total chip area.

If devices are formed with shallow-trench isolation (STI), etching of the isolation trench may create sharp corners in the silicon where the sidewall of the trench meets the top silicon surface or the trench bottom. If these corners are not rounded by further processing, a dielectric layer overlying the corners may be thinned and present reliability problems (see U.S. Pat. No. 6,150,234). Similarly, etching of a contact hole through a dielectric layer may result in a trench with sharp corners. On the other hand, a sharp trench corner presents an opportunity to conveniently form antifuses (the trench being etched in a conductive material or being coated with a conductive material), since the electric field is generally enhanced at the corner, while an insulating layer overlying the corner is thinned (see U.S. Pat. No. 5,502,000; U.S. Pat. No. 5,322,812; U.S. Pat. No. 6,096,580 and references cited therein; and Chen et al., IEEE Electron Device Letters 13, 53 (1992)).

Because significantly less chip area is required, it is preferable to fabricate electrical fuses rather than mechanical fuses as part of the transistor fabrication process. Conventional fuses are "blown" via laser ablation or other mechanical means to create an electrical open. Electrical fuses or antifuses are "blown" via internal electrical wiring in the chip; the area requirement for electrical fuses/antifuses is therefore much less. In addition, mechanical fuses require a protection region around and below them, to prevent the fuse-blowing technique from having other detrimental impacts on the chip circuits. Electrical fuses and antifuses do not have this requirement. To save chip area and thus reduce manufacturing cost, it therefore is desirable to fabricate electrical fuses or antifuses which may be integrated with fabrication of FINFET and planar CMOS devices, with a minimum number of additional fabrication steps.

Disclosure of Invention

The present invention addresses the above-described need by providing a method for fabricating an antifuse structure integrated with a semiconductor device, with a minimum of additional process steps. A region of semiconducting material is provided overlying an insulator disposed on a substrate; an etching process exposes a plurality of corners in the semiconducting material. The exposed corners are oxidized to form elongated tips at the corners; the oxide overlying the tips is removed. An oxide layer, such as a gate oxide, is then formed on the semiconducting material and overlying the corners; this layer has a reduced thickness at the corners. A layer of conducting material is formed in contact with the oxide layer at the corners, thereby forming a plurality of possible breakdown paths between the semiconducting material and the layer of conducting material through the oxide layer. Applying a voltage, such as a burn-in voltage, to the structure converts at least one of the breakdown paths to a conducting path, when it is desired to activate a specific antifuse electrically.

This process may be practiced with FINFET or planar CMOS devices, so that the antifuse structures are integrated with those devices.

It is noteworthy that the antifuse structures fabricated with this process each have a plurality of possible breakdown paths which are electrically in parallel. A conducting path may be formed by breaking down the oxide layer at any of these paths. This redundancy helps to ensure that the device will be programmable. The applied voltage is typically about 1.5 times the nominal voltage for the device.

Furthermore, in accordance with the present invention, an antifuse structure is provided which is integrated with a semiconductor device. The antifuse structure includes a region of semiconducting material overlying an insulator disposed on a substrate; the semiconducting material has a plurality of corners with a plurality of elongated tips of the semiconducting material at the respective corners. An oxide layer is disposed on the semiconducting material and overlying the corners; the oxide layer has a nominal thickness and a reduced thickness at the corners less than the nominal thickness. The structure also includes a layer of conducting material in contact with the oxide layer at the corners. A feature of the structure is that a plurality of possible breakdown paths are disposed at the

corners, between the semiconducting material and the layer of conducting material through the reduced thickness of the oxide layer.

It is also noteworthy that the antifuse structures are integrated at the silicon level, and accordingly require minimal chip area. The fabrication process for the antifuses requires only one additional masking layer, relative to the standard transistor fabrication processes.

#### Brief Description of Drawings

Figures 1A-1G are schematic illustrations of steps in a fabrication process for integrated antifuses in a FINFET device, in accordance with a first embodiment of the invention.

Figures 2A-2E are schematic illustrations of steps in a fabrication process for integrated antifuses in a planar CMOS device, in accordance with a second embodiment of the invention.

#### Best Mode for Carrying Out the Invention

In accordance with the present invention, a plurality of antifuses is formed at a semiconducting gate structure by oxidation of exposed corners. This process may be applied to either FINFET or planar CMOS gate structures, as detailed below.

##### (1) Antifuses for FINFET devices

Figure 1A shows two neighboring silicon fins 11, 21 which may form the bodies of FINFETs after gate electrode processing. In this illustration, one of these (fin 11) is instead made into an antifuse structure. The fin structure 2, which includes fin 21 and hardmask 22, is coated with a protective layer of resist 25; the resist is exposed and developed to uncover fin structure 1. The exposed portion of the BOX layer 3 is then subjected to an isotropic etch which undercuts silicon fin 11 (see Figure 1B). The hardmask 12 is also removed in this step. It should be noted that the etching and undercutting results in four exposed corners 111-114 on silicon fin 11.

The silicon surface of fin 11 is then oxidized in a low-temperature oxidation process, to form an oxide layer 31 thereon. The oxidation process is preferably a dry/wet/dry

process at 900 °C, which is known to those skilled in the art. During the oxidation process, two-dimensional stresses at the corners 111-114 result in formation of elongated tips of silicon 111t, 112t, 113t, 114t, shown on an exaggerated scale in Figure 1C. These tips are created during oxidation as the stress in the oxide film at the corners reduces the oxygen diffusion rate. Oxide layer 31 is then removed in an isotropic etch process, after which resist 25 is stripped (see Figure 1D).

An n<sup>+</sup> ion implantation may be advantageously performed into the fuse region before resist 25 is removed. Although not required for operability of the structure as an antifuse, this implantation process makes the silicon portion of the fuse an improved conductor, and improves the performance of the fin in terms of required programming voltage and reliability.

A standard gate oxide preclean is then performed on both silicon fins 11 and 21, after which a gate oxide 51, 52 is grown on the exposed surfaces of fins 11 and 21 respectively. The thickness of the gate oxide is typically in the range 15-40 Å. A polysilicon conductor layer 60 is then deposited over the fins; this polysilicon layer serves as the gate conductor for the FINFET 200, while providing a conducting path in the antifuse 100. A resist layer 65 is deposited over both structures and patterned to define the transistor gates, as well as one node of the fuse. As shown in Figure 1E, opening 66 separates the two types of structures. The portion of polysilicon layer 60 exposed in this opening is then etched, and resist 65 is stripped away. The FINFET structure 200 and the antifuse structure 100 are thus electrically isolated from each other (see Figure 1F).

Figure 1G is a detail view showing the gate oxide 51 overlying the corners of fin 11 having tips 111t, 112t, 113t, 114t, with a reduced thickness at the corners (tips) relative to the nominal thickness thereof. The tips at the corners are shown in an exaggerated fashion for the purposes of illustration; actual thinning of the oxide is approximately 15%-30% as compared with the oxide covering the central area on the face of the fin. The tips in Figure 1G are shown only in cross-section; it should be understood that an elongated tip is formed along the edge of the fin, so that sharp ridges run the length of the fin, normal to the plane of the figure. It should be noted that in Figure 1G there are four possible breakdown paths across the thinned oxide, so that there is built-in redundancy in the antifuse design. All of

these breakdown paths are electrically in parallel, so that an actual breakdown of any one of them is sufficient to convert the antifuse into an electrical short, which can be used to reroute data or instructions in the chip. A programming or writing operation for the antifuse (that is, converting the antifuse into a conducting path) thus comprises applying a voltage sufficient to  
5 cause breakdown at one of the corners (such as corner 113 in Figure 1G, creating breakdown path 103). It has been found that the writing operation can be performed effectively using the burn-in voltage for the FET devices, which is typically 1.5 times the nominal voltage. For example, with a nominal voltage of about 1.2 V, the burn-in voltage would be about 1.8 V. Accordingly, a writing operation on the antifuse may be performed at burn-in voltages  
10 without adversely affecting the normal operation of the other devices on the chip.

## (2) Antifuses for planar CMOS devices

The essential features of the above-described method may be adapted to planar CMOS devices fabricated on SOI substrates. Figure 2A shows three silicon gate regions  
15 211, 212, 213, where region 211 is to be made into an antifuse instead of a FET. The silicon regions are disposed on a buried oxide (BOX) 203 on substrate 210, and are separated by shallow trench isolation regions (STI) 215. A resist layer 205 is deposited over all the silicon regions, and then patterned so that an opening 220 in the resist exposes silicon region 211 and portions of isolation regions 215 which are to be fabricated into an antifuse. The STI  
20 material 215 (typically oxide) is then etched, in order to expose corners 211a, 211b of silicon region 211.

A low-temperature oxidation process is then performed so that the exposed silicon surface is covered by an oxide layer 231, as shown in Figure 2B. This oxidation process causes formation of silicon tips 211t at the corners, as shown in Figure 2C. As noted  
25 above, the tips are shown only in cross section; sharp ridges run the length of region 211 normal to the plane of the figure. The oxide layer 231 is then removed using an isotropic etch process. At this point it is preferred, but not required, that silicon region 211 (which will become the antifuse) be implanted with an n<sup>+</sup> dopant, in order to facilitate programming (writing) of the antifuse. Resist 205 is then removed.

30 A standard preclean is then performed and a gate oxide 251, 252, 253 is grown



on the surface of silicon regions 211, 212, 213 respectively (see Figure 2D). This gate oxide is typically 10-20 Å thick. A polysilicon layer 260 is deposited on all the silicon and isolation regions. This layer is then patterned with the transistor gate images, as well as defining one node of the antifuse, and etched so that openings 266 are formed over the isolation regions 215, electrically isolating the MOS device regions from the antifuse and from each other.

Figure 2E is a detail view of the antifuse structure for planar CMOS devices. The thinning of the gate oxide near the tips 211t is exaggerated for purposes of illustration; the gate oxide at this location is typically 15% to 30% thinner than at the central area of the antifuse (that is, layer 251 has a reduced thickness at the corners 15% to 30% less than the nominal thickness of 10-20 Å). Since at least two exposed corners of the silicon have been oxidized, there are at least two potential breakdown paths between the doped silicon region 211 and the polysilicon conductor 260. Programming (writing) the antifuse using a voltage as low as the burn-in voltage creates conducting path 280, shown schematically in Figure 2E.

#### Industrial Applicability

The present invention is generally applicable to the problem of fabricating field-programmable gate arrays which are often required for application-specific integrated circuits (ASICs). In addition, antifuses can be used to re-route data for redundancy, such as in memory circuits, or in advanced microprocessors. In particular, the invention is applicable to gate arrays or SRAMs employing FINFET or planar CMOS technology. An important advantage of the invention is that redundant breakdown points are provided at each antifuse location. In addition, the antifuse fabrication process requires only one additional masking layer relative to the standard transistor fabrication process. Furthermore, the antifuses are fabricated at the silicon level (that is, during the process of building the neighboring transistors), resulting in significant saving of area on the chip.

While the present invention has been described in terms of specific embodiments, it is evident in view of the foregoing description that numerous alternatives, modifications and variations will be apparent to those skilled in the art. Accordingly, the invention is intended to encompass all such alternatives, modifications and variations which fall within the scope and spirit of the invention and the following claims.

Claims

- 1        1. A method for fabricating an antifuse structure (100) integrated with a semiconductor  
2        device, the method comprising the steps of:  
3                forming a region of semiconducting material (11) overlying an insulator (3)  
4        disposed on a substrate (10);  
5                performing an etching process to expose a plurality of corners (111-114) in the  
6        semiconducting material;  
7                forming a plurality of elongated tips (111t, 112t, 113t, 114t) of the  
8        semiconducting material at the respective corners;  
9                forming an oxide layer (51) on the semiconducting material and overlying the  
10        corners, the oxide layer having a nominal thickness and a reduced thickness at the corners  
11        less than the nominal thickness; and  
12                forming a layer of conducting material (60) in contact with the oxide layer (51) at  
13        the corners,  
14                thereby forming a plurality of possible breakdown paths at said corners, between  
15        the semiconducting material and the layer of conducting material through the oxide layer.
- 1        2. A method according to claim 1, characterized in that the step of forming the elongated  
2        tips comprises  
3                oxidizing the exposed corners (111, 112, 113, 114) to form an oxide (31)  
4        thereon; and  
5                removing the oxide (31) formed in said oxidizing step, prior to said step of  
6        forming an oxide layer (51).
- 1        3. A method according to claim 1 or claim 2, characterized in that the region of  
2        semiconducting material (11) is a fin formed in a FINFET process.

1 4. A method according to claim 1 or claim 2, characterized in that the region of  
2 semiconducting material (211) is a gate region formed in a planar CMOS process.

1 5. A method according to claim 3 or claim 4, further comprising the step of doping the  
2 region of semiconducting material (11, 211).

1 6. A method according to claim 2, characterized in that said oxidizing step is performed in  
2 accordance with a low-temperature oxidation process.

1 7. A method according to any preceding claim, characterized in that the breakdown paths are  
2 electrically in parallel.

1 8. A method according to any preceding claim, further comprising the step of applying a voltage  
2 to the antifuse structure, thereby converting at least one of the breakdown paths to a conducting  
3 path (103, 280) through the oxide layer (51, 251).

1 9. A method according to claim 8, characterized in that the voltage is applied in accordance  
2 with a burn-in process for the device.

1 10. A method according to claim 8, characterized in that the device has a nominal voltage, and  
2 the applied voltage is approximately 1.5 times the nominal voltage.

1 11. An antifuse structure (100) integrated with a semiconductor device, the structure  
2 comprising:

3 a region of semiconducting material (11) overlying an insulator (3) disposed on a  
4 substrate (10), the semiconducting material having a plurality of corners (111-114) with a  
5 plurality of elongated tips (111t, 112t, 113t, 114t) of the semiconducting material at the  
6 respective corners;

7 an oxide layer (51) on the semiconducting material and overlying the corners, the  
8 oxide layer having a nominal thickness and a reduced thickness at the corners less than the

9 nominal thickness; and

10 a layer of conducting material (60) in contact with the oxide layer (51) at the corners,  
11 characterized in that a plurality of possible breakdown paths are disposed at said  
12 corners, between the semiconducting material and the layer of conducting material through the  
13 reduced thickness of the oxide layer.

1 12. An antifuse structure according to claim 11, characterized in that the elongated tips are  
2 formed by oxidation of the exposed corners (111, 112, 113, 114).

1 13. An antifuse structure according to claim 11 or claim 12, characterized in that the region of  
2 semiconducting material (11) is a fin formed in a FINFET process.

1 14. An antifuse structure according to claim 11 or claim 12, characterized in that the region of  
2 semiconducting material (211) is a gate region formed in a planar CMOS process.

1 15. An antifuse structure according to claim 13 or claim 14, characterized in that the region of  
2 semiconducting material (11, 211) is a region of doped material.

1 16. An antifuse structure according to any preceding claim, characterized in that the breakdown  
2 paths are electrically in parallel.

1 17. An antifuse structure according to any preceding claim, characterized in that at least one of  
2 the breakdown paths is a conducting path (103, 280) through the oxide layer (51, 251) formed  
3 by application of a voltage thereto.

1 18. An antifuse structure according to claim 17, characterized in that the applied voltage is a  
2 burn-in voltage for the device.

1 19. An antifuse structure according to claim 18, characterized in that the device has a nominal  
2 voltage, and the applied voltage is approximately 1.5 times the nominal voltage.

1/10




FIG. 1A




FIG. 1B

2/10




FIG. 1C

3/10




FIG. 1D




FIG. 1E

4/10




FIG. 1F



5/10




FIG. 1G.

6/10




FIG. 2A

7/10




FIG. 2B

8/10




FIG. 2C

9/10




FIG. 2D

10/10




FIG. 2E

# INTERNATIONAL SEARCH REPORT

International application No.

PCT/US02/41182

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H01L 21/82, 21/44

US CL : 438/131

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 438/131, 600, 257/530

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
Please See Continuation Sheet

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5,915,171 A (SHEU) 22 June 1999 (22.06.1999), see entire document	1,7,8,11,12,16,17
Y		2,3,4,5,6,9,10,13,14,15,18,19
A	US 5,572,062 A (IRANMANESH) 05 November 1996 (05.11.1996), see entire document.	1-19
A	US 6,130,469 A (BRACCHITTA et al.) 10 October 2000 (10.10.2000), see entire document.	1-19
A	US 5,557,136 A (GORDON et al) 17 September 1996 (17.09.1996), see entire document.	1-19
A 2	US 6,130,469 A (BRACCHITTA et al) 10 October 2000 (10.10.2000), see entire document.	1-19

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

Special categories of cited documents:	
*A* document defining the general state of the art which is not considered to be of particular relevance	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
*E* earlier application or patent published on or after the international filing date	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
*O* documents referring to an oral disclosure, use, exhibition or other means	*&* document member of the same patent family
*P* document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

20 March 2003 (20.03.2003)

Date of mailing of the international search report

03 JUL 2003

Name and mailing address of the ISA/US  
Commissioner of Patents and Trademarks  
Box PCT  
Washington, D.C. 20231

Facsimile No. (703)305-3230

Authorized officer

John Niebling

Telephone No. (703) 308-0956

**INTERNATIONAL SEARCH REPORT**

PCT/US02/41182

**Continuation of B. FIELDS SEARCHED Item 3:**

**USPTO EAST**

**search terms: corner, corners, edge, edges, antifuse, fuse**